View M24D816128DA-55BIG_4868551.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ESMT
Revision History :
Revision 1.0 (Jul. 5, 2007) - Original
M24D816512DA
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 1/13
ESMT
PSRAM
Features
* Wide voltage range: 1.7V-1.95V * Access Time: 55 ns, 70 ns * Ultra-low active power -- Typical active current: 3 mA @ f = 1 MHz -- Typical active current: 20 mA @ f = fmax * Ultra low standby power * Automatic power-down when deselected * CMOS for optimum speed/power * Offered in a 48-ball BGA Package * Operating Temperature: -40C to +85C
M24D816512DA 8-Mbit (512K x 16) Pseudo Static RAM
placed in a high-impedance state when: deselected ( CE1 HIGH or CE2 LOW), outputs are disabled ( OE HIGH), both Byte High Enable and Byte Low Enable are disabled ( BHE , BLE HIGH), or during a write operation ( CE1 LOW and CE2 HIGH and WE LOW). Writing to the device is accomplished by taking Chip Enable( CE1 LOW and CE2 HIGH) and Write Enable ( WE ) input LOW. If Byte Low Enable ( BLE ) is LOW, then data from I/O pins (I/O0through I/O7), is written into the location specified on the address pins (A0 through A18). If Byte High Enable ( BHE ) is LOW, then data from I/O pins (I/O8 through I/O15) is written in to the location specified on the address pins (A0 through A18).Reading from the device is accomplished by taking Chip Enables ( CE1 LOW and CE2 HIGH) and Output Enable ( OE )LOW while forcing the Write Enable ( WE ) HIGH. If Byte Low Enable ( BLE ) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable ( BHE ) is LOW, then data from memory will appear on I/O8 to I/O15. Refer to the truth table for a complete description of read and write modes..
Functional Description[1]
The M24D816512DA is a high-performance CMOS Pseudo Static RAM organized as 512K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for portable applications such as cellular telephones. The device can be put into standby mode when deselected ( CE1 HIGH or CE2 LOW or both BHE and
BLE are HIGH). The input/output pins (I/O0 through I/O15) are
Logic Block Diagram
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 2/13
ESMT
Pin Configuration[2, 3] 48-Ball VFBGA Top View
M24D816512DA
Product Portfolio [4]
Power Dissipation Product Min. M24D816512DA 1.7 VCC Range (V) Speed(ns) Max. 1.95 55 70 Operating ICC(Ma) f = 1MHz .Typ.[4] 3 Max. 5 f = fmax .Typ.[4] 20 18 Max. 35 25 Standby ISB2(A) .Typ. [4] 32 Max. 70
Typ.[4] 1.8
Note: 2.Ball G2, H6 and E3 can be used to upgrade to a 16-Mbit, 32-Mbit and a 64-Mbit density, respectively. 3.NC "no connect" - not connected internally to the die. 4.Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC (typ) and TA = 25C. Tested initially and after design changes that may affect the parameters.
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 3/13
ESMT
Power-up Characteristics
M24D816512DA
The initialization sequence is shown in Figure1. Chip Select should be CE1 HIGH or CE2 LOW for at least 200 s after VCC has reached a stable value. No access must be attempted during this period of 200 s.
Parameter Tpu
Description CE1 LOW and CE2 HIGH After Stable VCC
Min. 200
Typ.
Max.
Unit s
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 4/13
ESMT
Maximum Ratings
(Above which the useful life may be impaired. For user guide-lines, not tested.) Storage Temperature ...................................-65C to +150C Ambient Temperature with Power Applied ..............................................-55C to +125C Supply Voltage to Ground Potential . ............................-0.2V to VCCMAX + 0.3V DC Voltage Applied to Outputs in High-Z State[5, 6, 7] ...................... -0.2V to VCCMAX + 0.3V DC Input Voltage[5, 6, 7].................... -0.2V to VCCMAX + 0.3V Output Current into Outputs (LOW) ...............................20 mA
M24D816512DA
Static Discharge Voltage ........................................ >2001V (per MIL-STD-883, Method 3015) Latch-up Current ....................................................> 200 mA
Operating Range
Range Industrial Ambient Temperature (TA) -40C to +85C VCC 1.7V to 1.95V
DC Electrical Characteristics (Over the Operating Range)[5,6,7]
-55 Parameter VCC VOH VOL VIH VIL IIX IOZ ICC Description Supply Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Leakage Current Output Leakage Current VCC Operating Supply Current Automatic CE Power-Down Current --CMOS Inputs Test Conditions Min. IOH = -0.1 mA VCC = 1.7V to 1.95V IOL = 0.1 mA VCC = 1.7V to 1.95V VCC = 1.7V to 1.95V VCC = 1.7V to 1.95V GND VIN VCC GND VOUT VCC f = fMAX = 1/tRC f = 1 MHz ISB2 CE1 VCC-0.2V or CE2 0.2V VIN VCC - 0.2V or VIN 0.2V, f = 0, VCC = VCCMAX VCC = VCCMAX IOUT = 0mA CMOS levels 2.7 VCC0.2 0.8* VCC -0.2 -1 -1 20 3 32 Typ .[4] 1.8 Max. 1.95 Min. 1.7 VCC0.2 0.8* VCC -0.2 -1 -1 18 3 32 -70 Typ. [4] 1.8 Unit Max. 1.95 V V 0.2 VCC +0.3V 0.2* VCC +1 +1 25 5 40 V V V A A mA mA A
0.2 VCC+ 0.3V 0.2* VCC +1 +1 35 5 40
Capacitance[8]
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions TA = 25C, f = 1 MHz VCC = VCC(typ) Max. 8 8 Unit pF pF
Thermal Resistance[8]
Parameter JA JC Description Thermal Resistance(Junction to Ambient) Thermal Resistance (Junction to Case) Test Conditions Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/ JESD51. BGA 56 11 Unit C/W C/W
Notes: 5.VIL(MIN) = -0.5V for pulse durations less than 20 ns. 6.VIH(Max) = VCC + 0.5V for pulse durations less than 20 ns. 7.Overshoot and undershoot specifications are characterized and are not 100% tested. 8.Tested initially and after any design or process changes that may affect these parameters.
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 5/13
ESMT
AC Test Loads and Waveforms
M24D816512DA
Parameters R1 R2 RTH VTH
1.8V (VCC) 14000 14000 7000 0.90
Unit V
Switching Characteristics Over the Operating Range [9, 10, 11, 12]
Parameter Read Cycle tRC[14] tCD [15] tAA tOHA tACE tDOE tLZOE tHZOE tLZCE tHZCE tDBE tLZBE tHZBE Notes: 9.Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of VCC(typ.)/2, input pulse levels of 0V to VCC, and output loading of the specified IOL/IOH as shown in the "AC Test Loads and Waveforms" section. 10.At any given temperature and voltage conditions tHZCE is less than tLZCE, tHZBE is less than tLZBE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device. All low-Z parameters will be measured with a load capacitance of 30 pF (3V) 11.tHZOE, tHZCE, tHZBE, and tHZWE transitions are measured when the outputs enter a high-impedance state. 12.The internal Write time of the memory is defined by the overlap of WE , CE1 = VIL and CE2 = VIH, BHE and/or BLE = VIL. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write. 13.High-Z and Low-Z parameters are characterized and are not 100% tested. 14.If invalid address signals shorter than min. tRC are continuously repeated for 80 s, the device needs a normal read timing (tRC) or needs to enter standby state at least once in every 80 s. 15.Whenever CE1 = HIGH or CE2 = LOW, BHE / BLE are taken inactive, they must remain inactive for a minimum of 5 ns. Read Cycle Time Chip Deselect Time CE1 = HIGH orCE2 = LOW,
BLE / BHE High Pulse Time Address to Data Valid Data Hold from Address Change
Description
-55 Min. 55 5 55 5 55 25 5 20 10 20 55 5 20 5 10 5 5 Max. 80000 Min. 70 5
-70 Max. 80000
Unit ns ns ns ns ns ns ns ns ns ns ns ns ns
70 70 35 25 25 70 25
CE1 LOW and CE2 HIGH to Data Valid OE LOW to Data Valid OE LOW to Low Z[10, 11, 13] OE HIGH to High Z[10, 11, 13] CE1 LOW and CE2 HIGH to Low Z[10, 11, 13] CE1 HIGH or CE2 LOW to High Z[10, 11, 13]
BLE / BHE LOW to Data Valid BLE / BHE LOW to Low Z[10, 11, 13] BLE / BHE HIGH to Low Z[10, 11, 13]
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 6/13
ESMT
Switching Characteristics Over the Operating Range[9, 10, 11, 12] (continued)
Parameter Write Cycle [12] tWC tSCE tAW tCD[15] tHA tSA tPWE tBW tSD tHD tHZWE tLZWE Description Write Cycle Time CE1 LOW and CE2 HIGH to Write End Address Set-Up to Write End Chip Deselect Time CE1 = HIGH or CE2 = LOW, BLE / BHE Pulse Time Address Hold from Write End Address Set-Up to Write Start
WE Pulse Width BLE / BHE LOW to Write End
M24D816512DA
-55 Min. 50 50 50 5 0 0 45 50 25 0 20 10 10 Max. 80000 Min. 70 60 60 5 0 0 50 60 25 0
-70 Max. 80000
Unit
ns ns ns ns ns ns ns ns ns ns
High
Data Set-Up to Write End Data Hold from Write End
WE LOW to High-Z[10, 11, 13] WE HIGH to Low-Z[10, 11, 13]
25
ns ns
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 7/13
ESMT
Switching Waveforms Read Cycle 1 (Address Transition Controlled)[16, 17]
M24D816512DA
Read Cycle 2 ( OE Controlled)[15, 17]
Notes: 15. Device is continuously selected. OE , CE1 = VIL and CE2 = VIH. 16. WE is HIGH for Read Cycle.
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 8/13
ESMT
Switching Waveforms (continued) Write Cycle 1 ( WE Controlled)[12, 13, 15, 18, 19]
M24D816512DA
Notes: 18.Data I/O is high impedance if OE VIH. 19.During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 9/13
ESMT
Switching Waveforms (continued) Write Cycle 2 ( CE1 or CE2 Controlled) [12, 13, 15, 18, 19]
M24D816512DA
Write Cycle 3 ( WE Controlled, OE LOW)[15, 19]
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 10/13
ESMT
Switching Waveforms (continued) Write Cycle 4 ( BHE / BLE Controlled, OE LOW) [12, 15, 18, 19]
M24D816512DA
Truth Table[20]
CE1 H X X L L L L L L L L L CE2 X L X H H H H H H H H H
WE X X X
OE X X X L L L H H H X X X
BHE X X H
BLE X X H
Inputs/Outputs High Z High Z High Z Data Out (I/O0-I/O15) Data Out (I/O0-I/O7); (I/O8-I/O15) in High Z Data Out (I/O8-I/O15); (I/O0-I/O7) in High Z High Z High Z High Z Data In (I/O0-I/O15) Data In (I/O0-I/O7); (I/O8-I/O15) in High Z Data Out (I/O8-I/O15); (I/O0-I/O7) in High Z
Mode Deselect/Power-Down Deselect/Power-Down Deselect/Power-Down Read Read Read Output Disabled Output Disabled Output Disabled Write (Upper Byte and Lower Byte) Write (Lower Byte Only) Write (Upper Byte Only)
Power Standby (ISB) Standby (ISB) Standby (ISB) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC)
H H H H H H L L L
L H L L H L L H L
L L H L L H L L H
Note: 20.H = Logic HIGH, L = Logic LOW, X = Don't Care.
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 11/13
ESMT
Ordering Information
Speed (ns) 55 70 Ordering Code M24D816128DA-55BIG M24D816128DA-70BIG
M24D816512DA
Package Type 48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free) 48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)
Operating Range Industrial Industrial
Package Diagrams 48-Lead VFBGA (6 x 8 x 1 mm)
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 12/13
ESMT
Important Notice All rights reserved.
M24D816512DA
No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT. The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice. The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express , implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others. Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs. ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007 Revision : 1.0 13/13

▲Up To Search▲

Price & Availability of M24D816128DA-55BIG

	To Download M24D816128DA-55BIG Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .